

10/580260

DESCR JAP20 Rec'd PCT/PTO 25 MAY 2006

CONSTANT-CURRENT CIRCUIT AND SYSTEM POWER SOURCE USING THIS
CONSTANT-CURRENT CIRCUIT

5

TECHNICAL FIELD

The present invention relates to a constant-current circuit which generates plural constant currents and outputs the generated constant currents and a system power source using this constant-current circuit; and in particular, a constant-current circuit which generates each of highly accurate bias currents being necessary for an error amplifying circuit, a short-circuit protecting circuit, and so forth, which are provided in plural constant-voltage circuits being a part of a system power source, and supplies the generated bias currents; and a system power source using this constant-current circuit.

BACKGROUND ART

Recently, the number of functions of an electronic instrument has increased, and characteristics of its power source being necessary for these functions have become varied; therefore, many kinds of power sources are required for the electronic instrument. Consequently, as shown in FIG. 8, a so-called system power source is being

used, in which plural constant-voltage circuits REGX1 through REGXn (n is an integer where n > 1) are integrated on one chip, power is supplied from the constant-voltage circuits REGX1 through REGXn to corresponding loads L₀₁ through L_{on}, and each of the constant-voltage circuits REGX1 through REGXn is controlled totally by a control circuit (not shown).

FIG. 9 is a diagram showing a circuit example of one of the constant-voltage circuits REGX1 through REGXn shown in FIG. 8. Since each of the constant-voltage circuits REGX1 through REGXn has the same structure, in FIG. 9, an arbitrary constant-voltage circuit REGX_k (k = 1 to n) is shown.

The constant-voltage circuit REGX_k consists of a reference voltage generating circuit REF_k, an error amplifying circuit AP_k, a transistor for controlling output voltage P_{Bk}, and resistors for detecting output voltage R_{Xk} and R_{Yk}, and outputs a generated output voltage V_{ok} to a corresponding load L_{ok}.

The reference voltage generating circuit REF_k consists of a depletion-mode NMOS transistor N_{Ak} and an enhancement-mode NMOS transistor N_{Bk} (hereinafter, an enhancement-mode NMOS transistor is simply referred to as an NMOS transistor and an enhancement-mode PMOS transistor is simply referred to as a PMOS transistor). In the

depletion-mode NMOS transistor NAK, the drain is connected to a power source Vdd, and the gate and the source are connected; therefore, the drain current of the depletion-mode NMOS transistor NAK becomes a constant current when
5 the voltage between the gate and the source of the depletion-mode NMOS transistor NAK Vgs equals to 0.

To the source of the depletion-mode NMOS transistor NAK, the drain of the NMOS transistor NBk is connected, and in the NMOS transistor NBk, the source is
10 connected to ground voltage, and the gate is connected to the drain. Therefore, the drain current of the NMOS transistor NBk becomes equal to the drain current being the constant current of the depletion-mode NMOS transistor NAK. From this, the gate voltage of the NMOS transistor NBk is
15 determined by the drain current of the depletion-mode NMOS transistor NAK, and this voltage becomes a reference voltage Vrefk which is output from the reference voltage generating circuit REfk.

The error amplifying circuit APk controls the
20 operation of the transistor for controlling output voltage PBk so that a voltage VXk, which is the output voltage Vok divided by the resistors for detecting output voltage RXk and RYk, becomes the reference voltage Vrefk.

In the system power source, in a case where 20 or
25 more constant-voltage circuits are formed on one chip, if a

bias current setting circuit and a reference voltage generating circuit are provided in each constant-voltage circuit, there is a problem in which the entire area of the semiconductor chip becomes large. In order to solve this
5 problem, a bias current source circuit for supplying bias currents to many analog basic circuits is disclosed (for example, refer to Patent Document 1) in which a PMOS transistor and an NMOS transistor are connected in series between a power source voltage and ground voltage, the
10 power source voltage is divided by this series circuit, and gates of many NMOS transistors and PMOS transistors are connected to this divided voltage.

[Patent Document 1] Japanese Laid-Open Patent
Application No. 8-321731

15 However, the characteristics of the MOS transistor change due to a variation in its manufacturing process and a difference of chip positions in one wafer. Consequently, there is a problem in which bias current values to NMOS transistors NCk and NDk being a differential pair of the error amplifying circuit APk and to a PMOS transistor PEk being an output stage of the error amplifying circuit APk in Fig. 9 are greatly dispersed. In addition, the dispersion of the drain current at the time of 0 bias of the depletion-mode NMOS transistor NAK is as
20 large as - 50% to + 100%. Further, the dispersion of the
25

temperature characteristic is ± 20 to 30% in the using temperature range (-30°C to 85°C). Due to these, the reference voltage Vrefk to be output from the reference voltage generating circuit REFk and the drain current of 5 the NMOS transistor NBk are changed largely caused by the variations of the manufacturing process and the temperature. Further, the characteristics of the reference voltage generating circuit REFk are changed and also the reference voltage Vrefk is changed. These are problems. Since the 10 change of the reference voltage Vrefk directly affects the change of the output voltage Vok, the resistance ratio between the resistors for detecting output voltage RXk and RYk is required to be adjusted by trimming and so on.

In the system power source, there is a case in 15 which 20 or more constant-voltage circuits are provided on one chip, and when the value of the bias current of the error amplifying circuit included in each constant-voltage circuit and the value of the constant-current load are greatly dispersed, a problem occurs in which the current 20 consumption of the system power source exceeds its specification. In addition, since the amount of phase compensation of the error amplifying circuit is changed by the bias current value, a problem occurs in which the most suitable phase compensation is not executed. Further, 25 since the change of the bias current causes the change of

the various characteristics to be required for the constant-voltage circuits such as a ripple eliminating ratio, an input voltage response characteristic, and an output voltage response characteristic, it is necessary
5 that the bias current be in a predetermined current value range in order to obtain the characteristics in its specifications.

DISCLOSURE OF THE INVENTION

10 The present invention solves one or more of the above problems of the related art, and provides a constant-current circuit, which can generate plural highly accurate constant currents and supply them as bias currents by reducing variations caused by a change of a manufacturing
15 process and a change of temperature, and a system power source using this constant-current circuit.

According to one aspect of the present invention, there is provided a constant-current circuit that generates plural constant currents and outputs the generated constant
20 currents. The constant-current circuit includes a first transistor that generates a current corresponding to a signal input to a control electrode and outputs the generated current; a first pn junction element to which the current output from the first transistor is supplied; a second transistor that generates a current corresponding to
25

a signal input to a control electrode and outputs the generated current; a first series circuit in which a first resistor and a second pn junction element are connected in series and to which the current output from the second 5 transistor is supplied; a control circuit that controls the operation of the first and the second transistors so that a voltage of a connection point of the second transistor with the first resistor is equal to that of a connection point of the first transistor with the first pn junction element; 10 and a proportional current generating circuit that generates plural currents being proportion to a current flowing in the first resistor. The first resistor is connected to a potential difference generated by a difference of current densities flowing in the first and 15 the second pn junction elements, the proportional current generating circuit consists of plural transistors for generating proportional current to whose control electrodes a control signal output from the control circuit to the second transistor is input, and a current proportional to a 20 current flowing in the first resistor is generated in each of the transistors for generating proportional current and the generated current is output.

Specifically, the control circuit is an operational amplification circuit to whose corresponding 25 input terminals the voltage of the connection point of the

second transistor with the first resistor and the voltage
of the connection point of the first transistor with the
first pn junction element are respectively input, and the
operation of the first and the second transistors and the
5 transistors for generating proportional current is
controlled by the operational amplification circuit.

In addition, the first resistor has a temperature
characteristic that offsets a temperature characteristic of
a potential difference generated by a difference of current
10 densities flowing in the first and the second pn junction
elements.

In addition, the constant-current circuit further
includes a third transistor that generates a current
corresponding to a signal input from the control circuit to
15 a control electrode and outputs the generated current; and
a second series circuit in which a second resistor and a
third pn junction element are connected in series and to
which the current output from the third transistor is
supplied. A voltage of a connection point of the third
20 transistor with the second resistor is output as a
predetermined reference voltage.

In addition, each resistance value and each
temperature coefficient of the first and the second
resistors are set respectively so that a variation of the
25 reference voltage caused by the temperature characteristic

of a voltage at the both ends of the third pn junction element is offset.

In addition, the first and the second transistors are MOS transistors whose sources are connected to each other and gates are connected to each other, and the 5 transistors for generating proportional current are MOS transistors whose sources are connected to the sources of the first and the second transistors and whose gates are connected to the gates of the first and the second 10 transistors.

In addition, the first through the third transistors are MOS transistors whose sources are connected to each other and gates are connected to each other, and the transistors for generating proportional current are MOS 15 transistors whose sources are connected to the sources of the first through the third transistors and whose gates are connected to the gates of the first through the third transistors.

According to the present invention, there is 20 provided a system power source providing plural constant-voltage circuits that generate predetermined voltages and output the generated voltages to corresponding loads. The system power source includes a constant-current circuit that generates plural constant currents and outputs the 25 generated constant currents to the corresponding constant-

voltage circuits as bias currents. The constant-current circuit includes a first transistor that generates a current corresponding to a signal input to a control electrode and outputs the generated current; a first pn junction element to which the current output from the first transistor is supplied; a second transistor that generates a current corresponding to a signal input to a control electrode and outputs the generated current; a first series circuit in which a first resistor and a second pn junction element are connected in series and to which the current output from the second transistor is supplied; a control circuit that controls the operation of the first and the second transistors so that a voltage of a connection point of the second transistor with the first resistor is equal to that of a connection point of the first transistor with the first pn junction element; and a proportional current generating circuit that generates plural currents being proportional to a current flowing in the first resistor.

The first resistor is connected to a potential difference generated by a difference of current densities flowing in the first and the second pn junction elements, the proportional current generating circuit consists of plural transistors for generating proportional current to whose control electrodes a control signal output from the control circuit to the second transistor is input, and a current

proportional to a current flowing in the first resistor is generated in each of the transistors for generating proportional current and the generated current is output.

Specifically, in the system power source, the
5 control circuit is an operational amplification circuit to whose corresponding input terminals the voltage of the connection point of the second transistor with the first resistor and the voltage of the connection point of the first transistor with the first pn junction element are
10 respectively input, and the operation of the first and the second transistors and the transistors for generating proportional current is controlled by the operational amplification circuit.

In addition, in the system power source, the
15 first resistor has a temperature characteristic that offsets a temperature characteristic of a potential difference generated by a difference of current densities flowing in the first and the second pn junction elements.

In addition, in the system power source, the
20 constant-current circuit further includes a third transistor that generates a current corresponding to a signal input from the control circuit to a control electrode and outputs the generated current; and a second series circuit in which a second resistor and a third pn junction element are connected in series and to which the
25

current output from the third transistor is supplied. A voltage of a connection point of the third transistor with the second resistor is supplied to at least one of the constant-voltage circuits as a predetermined reference
5 voltage.

In addition, in the system power source, each resistance value and each temperature coefficient of the first and the second resistors are set respectively so that a variation of the reference voltage caused by the
10 temperature characteristic of a voltage at the both ends of the third pn junction element is offset.

In addition, in the system power source, the first and the second transistors are MOS transistors whose sources are connected to each other and whose gates are
15 connected to each other, and the transistors for generating proportional current are MOS transistors whose sources are connected to the sources of the first and the second transistors and whose gates are connected to the gates of the first and the second transistors.

20 In addition, in the system power source, the first through the third transistors are MOS transistors whose sources are connected to each other and whose gates are connected to each other, and the transistors for generating proportional current are MOS transistors whose
25 sources are connected to the sources of the first through

the third transistors and whose gates are connected to the gates of the first through the third transistors.

According to the constant-current circuit of the present invention, the first resistor is connected to the 5 potential difference generated by the difference of the current densities flowing in the first and the second pn junction elements; and the plural transistors for generating proportional current, to whose control electrodes a control signal output from the control circuit 10 to the second transistor is input, generate currents proportional to a current flowing in the first resistor and output the generated currents. Due to this, plural highly accurate constant-currents can be generated and supplied by reducing variations caused by a change of a manufacturing 15 process and a change of temperature. In addition, in the system power source providing plural constant-voltage circuits that generate predetermined constant voltages and output the generated constant voltages to corresponding loads, in order that predetermined plural constant currents 20 are generated and the generated constant currents are supplied to the corresponding loads as the bias currents, this constant-current circuit is used; therefore, the dispersion in the performance of the constant-voltage circuits can be made small, and the highly accurate 25 constant voltages can be generated and supplied to the

loads.

In addition, the constant-current circuit further includes a third transistor that generates a current corresponding to a signal input from the control circuit to 5 a control electrode and outputs the generated current, and a second series circuit in which a second resistor and a third pn junction element are connected in series and to which the current output from the third transistor is supplied, so that a voltage of a connection point of the 10 third transistor with the second resistor is output as a predetermined reference voltage. Therefore, it is not necessary that a circuit for generating a reference voltage be additionally provided. In particular, by using such a constant-current circuit in a system power source providing 15 plural constant-voltage circuits that generate predetermined voltages and supply them to corresponding loads, a reference voltage generating circuit provided in each of the constant-voltage circuits is not necessary, and a highly accurate reference voltage whose temperature 20 characteristic is excellent and dispersion is low can be obtained, compared with the conventional circuit. Therefore, trimming for adjusting the output voltages of the constant-voltage circuits is not required and the chip area of the system power source can be made small.

25 These and other objects, features, and advantages

of the present invention will become more apparent from the following detailed description of preferred embodiments given with reference to the accompanying drawings.

5 BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a diagram showing a structural example of a constant-current circuit according to a first embodiment of the present invention;

10 FIG. 2 is a diagram showing an example of a system power source used a constant-current circuit 1 shown in FIG. 1;

FIG. 3 is a diagram showing a circuit example of an operational amplification circuit AMPk shown in FIG. 2;

15 FIG. 4 is a diagram showing another structural example of the constant-current circuit according to the first embodiment of the present invention;

FIG. 5 is a diagram showing another structural example of the constant-current circuit according to the first embodiment of the present invention;

20 FIG. 6 is a diagram showing a structural example of a constant-current circuit according to a second embodiment of the present invention;

25 FIG. 7 is a diagram showing an example of a system power source used a constant-current circuit 1a shown in FIG. 6;

FIG. 8 is a diagram showing an example of a system power source; and

FIG. 9 is a diagram showing a circuit example of one of constant-voltage circuits REGX1 to REGXn shown in
5 FIG. 8.

BEST MODE FOR CARRYING OUT THE INVENTION

Next, based on embodiments shown in the drawings, the present invention is explained in detail.

10 First Embodiment

FIG. 1 is a diagram showing a structural example of a constant-current circuit according to a first embodiment of the present invention.

In FIG. 1, a constant-current circuit 1 generates
15 plural predetermined constant currents i_{o1} through i_{on} (n is an integer where $n > 1$) and outputs the generated constant currents; and consists of a reference current generating circuit 2 that generates a predetermined reference current and a proportional current generating circuit 3 that generates the plural predetermined constant currents i_{o1} through i_{on} , which are proportional to the reference current generated at the reference current generating circuit 2, and outputs the generated constant currents.
20
25 The reference current generating circuit 2

consists of an operational amplification circuit AMP, two pnp transistors Q1 and Q2, a resistor R1, and two PMOS transistors M1 and M2. Between a power source voltage Vdd and ground voltage, the PMOS transistor M1 and the pnp transistor Q1 are connected in series, and the PMOS transistor M2, the resistor R1, and the pnp transistor Q2 are connected in series. A connection point of the PMOS transistor M1 with the pnp transistor Q1 is connected to an inverting input terminal of the operational amplification circuit AMP, and a connection point of the PMOS transistor M2 and the resistor R1 is connected to a non-inverting input terminal of the operational amplification circuit AMP. The gates of the PMOS transistors M1 and M2 are connected to an output terminal of the operational amplification circuit AMP, and the bases of the pnp transistors Q1 and Q2 are connected to ground voltage. The drain current of the PMOS transistor M1 is defined as i_1 and the drain current of the PMOS transistor M2 is defined as i_2 , and the drain current i_2 is the reference current.

The proportional current generating circuit 3 consists of PMOS transistors MA1 through MAn. The sources of the PMOS transistors MA1 through MAn are connected to the power source voltage Vdd, and the gates of the PMOS transistors MA1 to MAn are connected to the output terminal of the operational amplification circuit AMP. From the

drains of the PMOS transistors M_{A1} through M_{An}, constant currents i_{o1} through i_{on} are output, respectively. In this embodiment, the PMOS transistor M₁ is a first transistor, the PMOS transistor M₂ is a second transistor, the pnp transistor Q₁ is a first pn junction element, the pnp transistor Q₂ is a second pn junction element, and the resistor R₁ is a first resistor. In addition, the series circuit composed of the resistor R₁ and the pnp transistor Q₂ is a first series circuit, the operational amplification circuit AMP is a control circuit, and each of the PMOS transistors M_{A1} through M_{An} is a transistor for generating a proportional current.

In this structure, the drain current i₁ of the PMOS transistor M₁ is the emitter current of the pnp transistor Q₁, and the drain current i₂ of the PMOS transistor M₂ is the emitter current of the pnp transistor Q₂. The PMOS transistors M₁ and M₂ have the same characteristics, and as shown in FIG. 1, when the voltages between the gates and the sources are the same, the same drain current flows.

Since each of the drains of the PMOS transistors M₁ and M₂ is connected to the corresponding input terminal of the operational amplification circuit AMP, the gate voltages of the PMOS transistors M₁ and M₂ are controlled so that the drain voltages of the PMOS transistors M₁ and

M2 become the same voltage due to control by the operational amplification circuit AMP.

As a result, the voltage V_{be1} between the base and the emitter of the pnp transistor Q1 becomes equal to 5 the voltage drop across the resistor R1 plus the voltage V_{be2} between the base and the emitter of the pnp transistor Q2. The element size of the pnp transistor Q2 is larger than that of the pnp transistor Q1, so when the same 10 emitter current is supplied, the voltage V_{be2} between the base and the emitter of the pnp transistor Q2 becomes lower than the voltage V_{be1} between the base and the emitter of the pnp transistor Q1.

When the above-mentioned relation is shown by an equation, the following equation (1) is obtained. In the 15 following equation, R1 is a resistance value of the resistor R1.

$$V_{be1} = V_{be2} + i_2 \times R_1 \cdots (1)$$

$$i_2 = (1/R_1) \times (V_{be1} - V_{be2})$$

When $\Delta V_{be} = V_{be1} - V_{be2}$, the following equation 20 (2) is obtained.

$$i_2 = (1/R_1) \times \Delta V_{be} \cdots (2)$$

From equation (2), it is understandable that the value of the drain current i_2 of the PMOS transistor M2 is determined by the element size difference between the pnp 25 transistor Q1 and the pnp transistor Q2 and the resistance

value of the resistor R1.

Since the temperature coefficient of ΔV_{be} is positive, by selecting the temperature coefficient of the resistor R1 to offset the temperature coefficient of ΔV_{be} ,
5 the temperature coefficient of the drain current i_2 of the PMOS transistor M2 can be very small. The dispersion of the resistor R1 in manufacturing is approximately $\pm 5\%$ in the resistance value and approximately $\pm 5\%$ in the temperature coefficient (-30 °C to 85 °C). Since the
10 above-mentioned variation range is the dispersion of the reference current i_2 , the reference current can be set with high accuracy compared with in the conventional technology.

The constant currents i_{o1} through i_{on} to be output from the PMOS transistors M_{A1} through M_{An},
15 respectively, of the proportional current generating circuit 3 are not necessarily the same, and can be set arbitrarily by the element sizes of the respective PMOS transistors M_{A1} through M_{An}.

FIG. 2 is a diagram showing an example of a
20 system power source used the constant-current circuit 1 shown in FIG. 1.

In FIG. 2, a system power source 10 provides plural constant-voltage circuits REG₁ through REG_n that generate predetermined constant voltages V_{o1} through V_{on}
25 and output them to loads L_{o1} through L_{on} respectively, and

the constant-current circuit 1. Since each of the constant-voltage circuits REG1 through REGn has the same circuit structure, in FIG. 2, only an inside circuit example of an arbitrary constant-voltage circuit REGk ($k = 5$ 1 to n) is shown, and the other constant-voltage circuits are equal to the constant-voltage circuit REGk; therefore, their inside circuits are omitted. Below, the constant-voltage circuit REGk is explained as an example.

The constant-voltage circuit REGk consists of a reference voltage generating circuit Gk that generates a predetermined reference voltage V_{rk} and outputs it, an error amplifying circuit AMPk, a transistor for controlling output voltage MBk, and resistors for detecting output voltage RAk and RBk; and outputs a generated output voltage 15 Vok to a load Lok connected to an output terminal OUTk.

Between the power source voltage Vdd and the output terminal OUTk, the transistor for controlling output voltage MBk is connected, and between the output terminal OUTk and ground voltage, the resistors RAk and RBk are connected in series. A divided voltage V_{dk} generated by dividing the output voltage Vok by the resistors RAk and RBk is input to the inverting input terminal of the operational amplification circuit AMPk, and the reference voltage V_{rk} is input to the non-inverting input terminal of 20 the operational amplification circuit AMPk. The output 25

terminal of the operational amplification circuit AMPk is connected to the gate of the transistor for controlling output voltage MBk, and the operational amplification circuit AMPk controls the operation of the transistor for 5 controlling output voltage MBk so that the divided voltage Vdk becomes the reference voltage Vrk.

To the operational amplification circuit AMPk, a constant current iok is supplied from the constant-current circuit 1 as a bias current.

10 FIG. 3 is a diagram showing a circuit example of the operational amplification circuit AMPk.

In FIG. 3, the operational amplification circuit AMPk consists of PMOS transistors MCk through MEk, and NMOS transistors MFk through MJk. The PMOS transistors MCk and MDk form a current mirror circuit, and become a load for 15 the NMOS transistors MFk and MGk being a differential pair. In the PMOS transistors MCk and MDk, each source is connected to the power source voltage Vdd, each gate is connected to the other and their connection point is 20 connected to the drain of the PMOS transistor MCk.

To the drain of the PMOS transistor MCk, the drain of the NMOS transistor MFk is connected, and to the drain of the PMOS transistor MDk, the drain of the NMOS transistor MGk is connected. The gate of the NMOS 25 transistor MFk is the non-inverting input terminal of the

operational amplification circuit AMP_k, and the reference voltage V_{rk} is input to the gate. In addition, the gate of the NMOS transistor MG_k is the inverting input terminal of the operational amplification circuit AMP_k, and the divided 5 voltage V_{dk} is input to the gate. Each source of the NMOS transistors MF_k and MG_k is connected to the other, and between their connection point and ground voltage, the NMOS transistor MI_k is connected.

Here, the NMOS transistors MH_k through MJ_k form a 10 current mirror circuit, each gate of the NMOS transistors MH_k to MJ_k is connected to the others, and their connection point is connected to the drain of the NMOS transistor MH_k, and the constant current i_{ok} from the constant-current circuit 1 is input to the drain.

15 In addition, between the power source voltage V_{dd} and ground voltage, the PMOS transistor ME_k and the NMOS transistor MJ_k are connected in series, and the connection point of the PMOS transistor MD_k with the NMOS transistor MG_k is connected to the gate of the PMOS transistor ME_k.
20 Further, the connection point of the PMOS transistor ME_k with the NMOS transistor MJ_k is the output terminal of the operational amplification circuit AMP_k and is connected to the gate of the transistor for controlling output voltage MB_k.

25 In this structure, the PMOS transistors MC_k and

MD_k, and the NMOS transistors MF_k, MG_k, and MI_k form a differential amplification stage; and by the current mirror circuit of the NMOS transistors MH_k and MI_k, a current proportional to the constant current i_{ok} is supplied to the 5 NMOS transistors MF_k and MG_k being a differential pair as a bias current. In addition, the PMOS transistors ME_k and the NMOS transistors MJ_k form an amplification stage, and by the current mirror circuit of the NMOS transistors MH_k and MJ_k, a current proportional to the constant current i_{ok} 10 is supplied to the PMOS transistor ME_k as a bias current. In this way, the constant current i_{ok} from the constant-current circuit 1 is supplied to the operational amplification circuit AMP_k as the bias current.

Here, in FIG. 1, a case in which the constant-current circuit 1 is formed by using the PMOS transistors and the pnp transistors is shown as an example; however, the constant-current circuit 1 can be formed by using NMOS transistors and npn transistors; in this case, the structure shown in FIG. 1 becomes the structure shown in 15 FIG. 4. In FIG. 4, each of structural elements corresponding to that shown in FIG. 1 has the same reference number. In addition, in FIG. 1, the bases of the pnp transistors Q1 and Q2 are connected to ground voltage; however, as shown in FIG. 5, instead of using the pnp 20 transistors Q1 and Q2, npn transistors each of whose base 25

and collector are connected can be used. In this, also in FIG. 5, each of structural elements corresponding to that shown in FIG. 1 has the same reference number.

As mentioned above, in the constant-current circuit according to the first embodiment of the present invention, the operational amplification circuit AMP controls the operation of the MOS transistors M1 and M2 so that negative feedback is applied to the variation of one of the currents i_1 and i_2 flowing from the MOS transistors M1 and M2, respectively, and the variation is canceled. By making the constant current, which flows in the resistor R1 connected to the potential difference generated by the difference of the current densities flowing in the bipolar transistors Q1 and Q2 to which currents are respectively supplied from the MOS transistors M1 and M2, the reference current, each of the MOS transistors MA1 through MAn whose operation is controlled by the operational amplification circuit AMP respectively generates the current proportional to the reference current and outputs the generated current. Due to this, the constant-current circuit can generate plural accurate constant currents and supply the generated currents as the bias currents by reducing the variations caused by the change of the manufacturing process and the change of the temperature.

In addition, since the constant currents

generated by the constant-current circuit in the first embodiment of the present invention are supplied, as the bias currents, to the corresponding constant-voltage circuits REG1 through REGn, which the system power source 5 10 has, the dispersion of the performance of each of the constant-voltage circuits can be made small, the dispersion of the current consumption of the entire system power source becomes small, and the phase compensation of each of the error amplifying circuits becomes stable. Further, the 10 stabilization of the various characteristics to be required for the constant-voltage circuits, such as a ripple eliminating ratio, an input voltage response characteristic, and an output voltage response characteristic, can be realized.

15 Second Embodiment

In the above-mentioned first embodiment, the reference voltage generating circuits G1 through Gn are respectively provided in the constant-voltage circuits REG1 through REGn; however, when some of the constant-voltage 20 circuits REG1 through REGn have the same reference voltage, it is possible that the constant-current circuit 1 generate the reference voltage and supply the voltage to several of the constant-voltage circuits REG1 through REGn; this is applied to the second embodiment.

25 FIG. 6 is a diagram showing a structural example

of a constant-current circuit according to the second embodiment of the present invention. In FIG. 6, each of structural elements being equal to or similar to that shown in FIG. 1 has the same reference number, and the same explanation is omitted; only the point different from that shown in FIG. 1 is explained. In addition, in FIG. 6, an example in which the reference voltage is the same in each of the constant-voltage circuits is shown.

In FIG. 6, the point different from that shown in FIG. 1 is as follows. That is, a reference voltage generating circuit 4 composed of a PMOS transistor M3 whose operation is controlled by the operational amplification circuit AMP, a pnp transistor Q3, and a resistor R2 is provided. Due to this, the constant-current circuit 1 shown in FIG. 1 is changed to a constant-current circuit 1a.

In FIG. 6, the constant-current circuit 1a generates plural predetermined constant currents i_{o1} through i_{on} and a predetermined reference voltage V_r and outputs the generated currents and voltage. The constant-current circuit 1a consists of a reference current generating circuit 2, a proportional current generating circuit 3, and the reference voltage generating circuit 4 that generates the predetermined reference voltage V_r and outputs the generated voltage.

The reference voltage generating circuit 4

consists of the PMOS transistor M3, the pnp transistor Q3, and the resistor R2; the PMOS transistor M3, the resistor R2, and the pnp transistor Q3 are connected in series between the power source voltage Vdd and ground voltage.

5 The gate of the PMOS transistor M3 is connected to the output terminal of the operational amplification circuit AMP, and the base of the pnp transistor Q3 is connected to ground voltage. The reference voltage Vr is output from the connection point of the PMOS transistor M3 with the
10 resistor R2. In this, the PMOS transistor M3 is a third transistor, the resistor R2 is a second resistor, the pnp transistor Q3 is a third pn junction element, and the series circuit composed of the resistor R2 and the pnp transistor Q3 is a second series circuit.

15 In this structure, the reference voltage Vr is shown in the following equation (3). In the following equation (3), the voltage between the base and the emitter of the pnp transistor Q3 is defined as Vbe3, the resistance value of the resistor R2 is defined as R2, and the current
20 to be output from the PMOS transistor M3 is defined as i3.

$$V_r = V_{be3} + i_3 \times R_2 = V_{be3} + R_2/R_1 \times \Delta V_{be} \dots (3)$$

In the above equation (3), the voltage between the base and the emitter Vbe3 has a negative temperature coefficient, and ΔV_{be} has a positive temperature coefficient. Due to this, the temperature coefficient of
25

the reference voltage V_r can be made very small by suitably selecting the value and the temperature coefficient of R_2/R_1 .

FIG. 7 is a diagram showing an example of a system power source using the constant-current circuit 1a shown in FIG. 6. In FIG. 7, each of structural elements being equal to or similar to that shown in FIG. 2 has the same reference number, and the same explanation is omitted; only the point different from that shown in FIG. 2 is explained.

In FIG. 7, the point different form that shown in FIG. 2 is as follows. That is, the reference voltage generating circuits G_1 through G_n are removed from the constant-voltage circuits REG_1 through REG_n shown in FIG. 2, and the reference voltage V_r from the constant-current circuit 1a is input to each non-inverting input terminal of the operational amplification circuits AMP_1 through AMP_n . Accordingly, in FIG. 7, the constant-voltage circuits REG_1 through REG_n shown in FIG. 2 are changed to constant-voltage circuits REG_{a1} through REG_{an} , the constant-current circuit 1 shown in FIG. 2 is changed to the constant-current circuit 1a, and the system power source 10 shown in FIG. 2 is changed to a system power source 10a.

As mentioned above, the constant-current circuit according to the second embodiment provides the reference

voltage generating circuit 4, which generates the predetermined reference voltage V_r and outputs the generated voltage, in the constant-current circuit of the first embodiment. Due to this, in the second embodiment, 5 an effect similar to that of the first embodiment can be obtained. Further, in the system power source having the plural constant-voltage circuits, the reference voltage that is necessary for each of the constant-voltage circuits can be supplied from the constant-current circuit, and it 10 is not necessary for each of the constant-voltage circuits to provide a reference voltage generating circuit; consequently, the area for forming the reference voltage generating circuit becomes unnecessary, and a highly accurate reference voltage, in which the dispersion of 15 voltage is small and the temperature characteristic is excellent, can be obtained. Therefore, trimming for adjusting the output voltages of the constant-voltage circuits is not required and the chip area of the system power source can be made small.

20 In the first and second embodiments, in order that the explanation can be understood easily, cases in which each constant-voltage circuit has the same circuit structure are explained; however, the present invention is not limited to this. For example, it is not necessary that 25 each constant-voltage circuit have the same circuit

structure, and it is enough that the structure in which the bias currents can be supplied to the plural constant-voltage circuits be formed. In addition, in the second embodiment, in order that the explanation can be understood 5 easily, a case in which all of the reference voltages being used in the constant-voltage circuits REGa1 through REGa_n are the same is explained; however, the present invention is not limited to this, and can be applied to a case in which at least one constant-voltage circuit uses the 10 reference voltage V_r from the constant-current circuit 1a.

While the present invention is described above with reference to specific embodiments chosen for purpose of illustration, it should be apparent that the invention is not limited to these embodiments, but numerous 15 modifications could be made thereto by those skilled in the art without departing from the basic concept and scope of the invention.

This patent application is based on Japanese Priority Patent Application No. 2004-296479 filed on 20 October 8, 2004.